Structure of Evaporating Diesel Sprays

Article Sidebar

PDF
Published: Jun 22, 2016

Main Article Content

M. R. Mirza
A. H. Baluch
I. A. Chaudhry

Abstract

Performance of compression ignition engine is known to be spray characteristics related. Precise experimental information on fuel sprays is of utmost importance to model the fuel spray formation and its development in the engine combustion chamber. The previous experimental work of the present author on non-evaporating sprays produced by using a FIAT single-hole orifice type nozzle and a distribution type commercial fuel injection pump forms the basis to derive correlations for penetration rates, break up times and lengths of diesel sprays. The results are compared with the existing published work and the agreement is found ideal. The correlations derived can be useful to do CFD modeling of sprays under variable conditions of injector nozzle hole diameter, fuel injection pressure, combustion chamber pressure and temperature or air density.

Article Details

Issue
2007: Volume 1 July 2007
Section
Mechanical Engineering, Automotive, Mechatronics, Textile, Industrial and Manufacturing Engineering

References

Xcell Journal “Achieve high performance with vertex 5 FPGA”,fourth quarter 2006.

K.Satoh, J.Tada, H.Yanagida, and Y.tamura,”Parallel Image Reconstruction Operation By dedicated Hardware for three Dimensional Ultrasound Imaging”,pp.1522-1525, Proc of IEEE UFFC, Nov. 2007

Keshab.k.parhi, “Pipelined and parallel recursive and adaptive filters” chapter 10 of pipelined adaptive digital filters

Keshab.k.parhi, “Bit level Arithmetic architectures” chapter 13 of pipelined adaptive digital filters

Vojin G. Oklobodzija, “The Computer Engineering Handbook”, CRC Press

Anna Kuncheva and George Yanchev, “ Synthesis and implementation of DSP Algorithm in Advanced Programmable architectures” Proc of ISCCS 2008.

Antoli Sergyienko, Volodymir Lepekha, Juri Kanevski and Przemyslaw Soltan, “ Implementation Of IIR Digital Filters In FPGA” Poland.

Shanthala S and S.Y.Kulkarni, “Hight speed and low power FPGA Implementation Of FIR Filter for DSP Applications”,European Jounral of scientific research ISSN 1450-216x Vol.31 No.1(2009), PP. 19-28.

Xilinx Co.,:Xcell journal vol.58.59”,2007 Spring.

D.Phanthavong,”Designing with dsp 48 blocks using precision synthesis,”Xcell Journal, 2005.

Ki-seon Cho, Jong, Jin Seok, Goang Choi, “54x54 bit Radix 4 Multiplier based on modified booth algorithm”, ACM 2003 1-58113-677.

Aqib Perwaiz and Shoab .A .Khan “ Effect of Bit Precision on hardware complexity for DDFS architecture”, IEEE Conference